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1. General description
Logic level N-channel MOSFET in a D2PAK-7 package using TrenchPLUS MOSFET
technology. The device includes TrenchPLUS current sensing and integrated diodes
for temperature sensing. This product has been designed and qualified to AEC Q101
standard for use in high performance automotive applications.
2. Features and benefits
• AEC-Q101 Compliant
• Enables temperature monitoring due to integrated temperature sensor
• Enables current sense measurement due to integrated current senseFET
• Suitable for thermally demanding environments due to 175 °C rating
3. Applications
• 12 V Automotive systems
• Motors, lamps and solenoid control
• Powertrain, chassis and body applications
4. Quick reference data
Table 1. Quick reference data
Symbol Parameter Conditions Min Typ Max Unit
Static characteristics
VGS = 5 V; ID = 10 A; Tj = 25 °C;
Fig. 16; Fig. 17
- 8.2 10 mΩ RDSon drain-source on-state
resistance
VGS = 10 V; ID = 10 A; Tj = 25 °C;
Fig. 16; Fig. 17
- 7.5 9 mΩ
ID/Isense ratio of drain current to
sense current
-55 °C < Tj < 175 °C; VGS = 5 V; Fig. 18 10000 11000 12000 A/A
SF(TSD) temperature sense
diode temperature
coefficient
IF = 250 µA; -55 °C ≤ Tj ≤ 175 °C;
Fig. 19
-5.7 -6 -6.3 mV/K
V(BR)DSS drain-source
breakdown voltage
ID = 25 mA; VGS = 0 V; Tj = 25 °C 55 - - V
VF(TSD) temperature sense
diode forward voltage
IF = 250 µA; Tj = 25 °C; Fig. 19 2.855 2.9 2.945 VNXP Semiconductors BUK9C10-55BIT
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5. Pinning information
Table 2. Pinning information
Pin Symbol Description Simplified outline Graphic symbol
1 G gate
2 IS current sense
3 A anode
4 D[1] drain
5 C cathode
6 KS Kelvin source
7 S source
mb D mounting base
mb
1
4
7 6 5 3 2
D2PAK-7 (SOT427)
003aad829
IS
S
KS
C
D A
G
[1] It is not possible to connect to pin 4 of the SOT427 package
6. Ordering information
Table 3. Ordering information
Package Type number
Name Description Version
BUK9C10-55BIT D2PAK-7 Plastic single-ended surface-mounted package (D2PAK-7); 7
leads (one lead cropped)
SOT427
7. Marking
Table 4. Marking codes
Type number Marking code
BUK9C10-55BIT 28083 576
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDS drain-source voltage 25 °C ≤ Tj ≤ 175 °C - 55 V
VDGR drain-gate voltage RGS = 20 kΩ; 25 °C ≤ Tj ≤ 175 °C - 55 V
VGS gate-source voltage -15 15 V
Ptot total power dissipation Tmb = 25 °C; Fig. 1 - 194 W
VGS = 5 V; Tmb = 25 °C; Fig. 2; Fig. 3 [1] - 75 A ID drain current
VGS = 5 V; Tmb = 100 °C; Fig. 2 - 65 ANXP Semiconductors BUK9C10-55BIT
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Symbol Parameter Conditions Min Max Unit
IDM peak drain current Tmb = 25 °C; pulsed; tp ≤ 10 µs; Fig. 3 - 401 A
Tstg storage temperature -55 175 °C
Tj junction temperature -55 175 °C
Visol(FET-TSD) FET to temperature sense
diode isolation voltage
- 100 V
Avalanche ruggedness
EDS(AL)S non-repetitive drain-source
avalanche energy
ID = 75 A; Vsup ≤ 55 V; VGS = 5 V;
Tj(init) = 25 °C; unclamped; Fig. 4
[2][3][4] - 215 mJ
Source-drain diode
IS source current Tmb = 25 °C [1] - 75 A
ISM peak source current pulsed; tp ≤ 10 µs; Tmb = 25 °C - 401 A
Electrostatic discharge
HBM; C = 100 pF; R = 1.5 kΩ; all pins - 0.1 kV VESD electrostatic discharge voltage
HBM; C = 100 pF; R = 1.5 kΩ; pin 4 to
pin 7
- 4 kV
[1] Current is limited by package
[2] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
[3] Refer to application note AN10273 for further information.
[4] Repetitive rating defined in avalanche rating figure.
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Fig. 1. Normalized total power dissipation as a
function of mounting base temperature
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Fig. 2. Continuous drain current as a function of
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Fig. 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
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Fig. 4. Avalanche rating; avalanche current as a function of avalanche time
9. Thermal characteristics
Table 6. Thermal characteristics
Symbol Parameter Conditions Min Typ Max Unit
Rth(j-mb) thermal resistance
from junction to
mounting base
Fig. 5 - 0.46 0.78 K/W
Rth(j-a) thermal resistance
from junction to
ambient
mounted on printed circuit board;
Fig. 6; Fig. 7; Fig. 8; Fig. 9
- 61.4 - K/WNXP Semiconductors BUK9C10-55BIT
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003aab901
10
-3
10
-2
10
-1
1
10
-6 10
-5 10
-4 10
-3 10
-2 10
-1 1
tp (s)
Zth (j-mb)
(K/W)
δ = 0.5
0.2
0.1
0.05
single shot
0.02
tp
T
P
t
tp
T
δ=
Fig. 5. Transient thermal impedance from junction to mounting base as a function of pulse duration
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Fig. 6. Thermal resistance from junction to ambient as
a function of printed-circuit board (PCB) heat
sink area
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Fig. 7. PCB used for thermal tests; zero heat sink area
001aag967
Fig. 8. PCB used for thermal tests; heat sink area 200
mm
2
001aag968
Fig. 9. PCB used for thermal tests; heat sink area 400
mm
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10. Characteristics
Table 7. Characteristics
Symbol Parameter Conditions Min Typ Max Unit
Static characteristics
ID = 25 mA; VGS = 0 V; Tj = -55 °C 50 - - V
ID = 25 mA; VGS = 0 V; Tj = 25 °C 55 - - V
V(BR)DSS drain-source
breakdown voltage
ID = 250 µA; VGS = 0 V; Tj = 25 °C 47 - - V
ID = 1 mA; VDS = VGS; Tj = 25 °C;
Fig. 14; Fig. 15
1.1 1.5 2 V
ID = 1 mA; VDS = VGS; Tj = 175 °C;
Fig. 14
0.5 - - V
VGSth gate-source threshold
voltage
ID = 1 mA; VDS = VGS; Tj = -55 °C;
Fig. 14
- - 2.3 V
VDS = 40 V; VGS = 0 V; Tj = 25 °C - 0.02 1 µA IDSS drain leakage current
VDS = 40 V; VGS = 0 V; Tj = 175 °C - - 125 µA
VDS = 0 V; VGS = -15 V; Tj = 25 °C - 2 100 nA IGSS gate leakage current
VDS = 0 V; VGS = 15 V; Tj = 25 °C - 2 100 nA
VGS = 4.5 V; ID = 10 A; Tj = 25 °C;
Fig. 16; Fig. 17
- 8.4 15 mΩ
VGS = 5 V; ID = 10 A; Tj = 25 °C;
Fig. 16; Fig. 17
- 8.2 10 mΩ
VGS = 5 V; ID = 10 A; Tj = 175 °C;
Fig. 16; Fig. 17
- - 20 mΩ
RDSon drain-source on-state
resistance
VGS = 10 V; ID = 10 A; Tj = 25 °C;
Fig. 16; Fig. 17
- 7.5 9 mΩ
ID/Isense ratio of drain current to
sense current
VGS = 5 V; -55 °C < Tj < 175 °C; Fig. 18 10000 11000 12000 A/A
SF(TSD) temperature sense
diode temperature
coefficient
IF = 250 µA; -55 °C ≤ Tj ≤ 175 °C;
Fig. 19
-5.7 -6 -6.3 mV/K
VF(TSD) temperature sense
diode forward voltage
IF = 250 µA; Tj = 25 °C; Fig. 19 2.855 2.9 2.945 V
Dynamic characteristics
QG(tot) total gate charge - 51 - nC
QGS gate-source charge - 8 - nC
QGD gate-drain charge
ID = 10 A; VDS = 44 V; VGS = 5 V;
Fig. 20
- 17 - nC
Ciss input capacitance - 3500 4667 pF
Coss output capacitance
VGS = 0 V; VDS = 25 V; f = 1 MHz;
Tj = 25 °C; Fig. 21 - 526.7 635 pFNXP Semiconductors BUK9C10-55BIT
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Symbol Parameter Conditions Min Typ Max Unit
Crss reverse transfer
capacitance
- 246.2 348 pF
td(on) turn-on delay time - 80 - ns
tr rise time - 32 - ns
td(off) turn-off delay time - 100 - ns
tf fall time
VDS = 30 V; RL = 3 Ω; VGS = 5 V;
RG(ext) = 10 Ω
- 170 - ns
LD internal drain
inductance
from pin to center of die - 0.85 - nH
LS internal source
inductance
from source lead to source bonding pad - 1.9 - nH
Source-drain diode
VSD source-drain voltage IS = 10 A; VGS = 0 V; Tj = 25 °C; Fig. 22 - 0.85 1.2 V
trr reverse recovery time - 65.5 - ns
Qr recovered charge
IS = 5 A; dIS/dt = -100 A/µs;
VGS = -10 V; VDS = 30 V - 122 - nC
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Fig. 10. Output characteristics; drain current as a
function of drain-source voltage; typical values
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Fig. 11. Drain-source on-state resistance as a function
of gate-source voltage; typical valuesNXP Semiconductors BUK9C10-55BIT
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Fig. 12. Transfer characteristics; drain current as a
function of gate-source voltage; typical values
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Fig. 13. Forward transconductance as a function of
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Fig. 14. Gate-source threshold voltage as a function of
junction temperature
03ng53
VGS (V)
0 3 2 1
10- 4
10- 5
10- 2
10- 3
10- 1
ID
(A)
10- 6
min typ max
Fig. 15. Sub-threshold drain current as a function of
gate-source voltageNXP Semiconductors BUK9C10-55BIT
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Fig. 16. Drain-source on-state resistance as a function
of drain current; typical values
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Fig. 17. Normalized drain-source on-state resistance
factor as a function of junction temperature
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Fig. 18. Ratio of drain current to sense current as a
function of gate-source voltage; typical values
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Fig. 19. Temperature sense diode forward voltage as a
function of junction temperature; typical valuesNXP Semiconductors BUK9C10-55BIT
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Fig. 20. Gate-source voltage as a function of gate
charge; typical values
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Fig. 21. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values
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11. Package outline
References Outline
version
European
projection
Issue date
IEC JEDEC JEITA
SOT427
sot427_po
06-03-16
12-10-16
Unit(1)
mm
max
nom
min
4.5
4.1
1.40
1.27
0.64
0.46
11 1.6
1.2
10.3
9.7
2.90
2.10
15.8
14.8
2.6
2.2
A
Dimensions (mm are the original dimensions)
Plastic single-ended surface-mounted package (D2PAK-7); 7 leads (one lead cropped) SOT427
A1 b
0.85
0.60
c D D1 E e
1.27
Lp HD Q
0 2.5 5 mm
scale
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c
Fig. 23. Package outline D2PAK-7 (SOT427)NXP Semiconductors BUK9C10-55BIT
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12. Legal information
12.1 Data sheet status
Document
status [1][2]
Product
status [3]
Definition
Objective
[short] data
sheet
Development This document contains data from
the objective specification for product
development.
Preliminary
[short] data
sheet
Qualification This document contains data from the
preliminary specification.
Product
[short] data
sheet
Production This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the Internet at URL http://www.nxp.com.
12.2 Definitions
Preview — The document is a preview version only. The document is still
subject to formal approval, which may result in modifications or additions.
NXP Semiconductors does not give any representations or warranties as to
the accuracy or completeness of information included herein and shall have
no liability for the consequences of use of such information.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences
of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the
relevant full data sheet, which is available on request via the local NXP
Semiconductors sales office. In case of any inconsistency or conflict with the
short data sheet, the full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product
is deemed to offer functions and qualities beyond those described in the
Product data sheet.
12.3 Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, NXP Semiconductors does not give
any representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation -
lost profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to
make changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Suitability for use in automotive applications — This NXP
Semiconductors product has been qualified for use in automotive
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their
applications and products using NXP Semiconductors products, and NXP
Semiconductors accepts no liability for any assistance with applications or
customer product design. It is customer’s sole responsibility to determine
whether the NXP Semiconductors product is suitable and fit for the
customer’s applications and products planned, as well as for the planned
application and use of customer’s third party customer(s). Customers should
provide appropriate design and operating safeguards to minimize the risks
associated with their applications and products.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default
in the customer’s applications or products, or the application or use by
customer’s third party customer(s). Customer is responsible for doing all
necessary testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications
and the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.NXP Semiconductors BUK9C10-55BIT
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BUK9C10-55BIT All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved
Product data sheet 25 August 2014 13 / 14
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
12.4 Trademarks
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV,
FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-
CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight,
MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug,
TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP
Semiconductors N.V.
HD Radio and HD Radio logo — are trademarks of iBiquity Digital
Corporation.NXP Semiconductors BUK9C10-55BIT
N-channel TrenchPLUS logic level FET
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